FRAM having non-volatile and random access memory functions with extreme low power and high speed is the best candidate for next generation mobile memory [1]. In order for FRAM to be fully utilized in future mobile memory applications, the cell size of FRAM should be comparable to those of conventional mobile memories such as DRAM or NOR Flash. By the progresses in 1T1C, COB cell technologies, FRAM with 2-D stack capacitor cell structure, almost identical to that of DRAM at around 180~250 nm technology nodes have been successfully demonstrated [2,3]. But still there a wide gap in cell size exists between current FRAM and conventional mobile memories with cell size of 8~10F 2 beyond 100 nm technology node. Figure 1 shows sensing margin as a function of cell size at various technology nodes assuming that cell size is linearly scaled down with the current 2-D stack capacitor cell. As indicated here, as far as sensing window is concerned, current 2-D stack capacitor cell will be only extendable to the cell size around 12~15F 2 at 130 nm technology node. Beyond that, 3-D capacitor cell like current DRAM cell should be developed. In this paper, the most updated 2-D stack capacitor cell 1T1C FRAM technologies are discussed from which 12F 2 sized cell at 150 nm technology node has been successfully demonstrated. Furthermore, 3-D capacitor technologies which will be very useful for future FRAM with the cell sizes of 6~8F2 beyond 100 nm technology node are suggested.
Introduction
FRAM having non-volatile and random access memory functions with extreme low power and high speed is the best candidate for next generation mobile memory [1] . In order for FRAM to be fully utilized in future mobile memory applications, the cell size of FRAM should be comparable to those of conventional mobile memories such as DRAM or NOR Flash. By the progresses in 1T1C, COB cell technologies, FRAM with 2-D stack capacitor cell structure, almost identical to that of DRAM at around 180~250 nm technology nodes have been successfully demonstrated [2, 3] . But still there a wide gap in cell size exists between current FRAM and conventional mobile memories with cell size of 8~10F 2 beyond 100 nm technology node. Figure 1 shows sensing margin as a function of cell size at various technology nodes assuming that cell size is linearly scaled down with the current 2-D stack capacitor cell. As indicated here, as far as sensing window is concerned, current 2-D stack capacitor cell will be only extendable to the cell size around 12~15F 2 at 130 nm technology node. Beyond that, 3-D capacitor cell like current DRAM cell should be developed. In this paper, the most updated 2-D stack capacitor cell 1T1C FRAM technologies are discussed from which 12F 2 sized cell at 150 nm technology node has been successfully demonstrated. Furthermore, 3-D capacitor technologies which will be very useful for future FRAM with the cell sizes of 6~8F2 beyond 100 nm technology node are suggested.
2-D stack capacitor technologies for 12F
2 cell at 150nm technology nodes 2-D stack capacitor will be effectively scaled down while keeping relatively large capacitor area if the space between capacitors could be patterned with the minimum pitch size in a given technology node and is illustrated in Fig. 2 . In order to succeed in the patterning of minimum pitch spaced 2-D capacitors at nm scaled technology node, new capacitor etching technology for providing steep slope angle of an etched capacitor as well as new capacitor stack technologies for providing robust 2-D capacitor at reduced electrode and PZT thicknesses should be developed and is indicated in Fig. 3 .
Under 200 nm thick capacitor stack technologies
Ferroelectric capacitors with IrO 2 /Ir electrode and MOCVD PZT showed excellent retention and endurance characteristics compared to those with Pt electrode and sol-gel PZT [4] . But IrO 2 /Ir-MOCVD PZT ferroelectric system is known to suffer from the ferroelectric degradation, especially in retention, as the thickness of PZT film scales down [5] . The origin of the degradation has been reasoned to be an interfacial non-ferroelectric layer and should be treated for the further scaling of PZT film [5] . We have developed a novel electrode technology against the degradation. Fig. 4 and 5 shows 2Pr and retention characteristics of MOCVD PZT film capacitor with new oxide electrode as a function of MOCVD PZT film thickness. By the application of new electrode, robustness of MOCVD PZT film is maintained on the PZT film as thin as 60 nm.
Steep slope one mask etching technologies
Former one mask etching technologies with TiN hard mask only provide 70 o etching slope on 300~350 nm thick capacitor stack. In order to improve etching slope, new multi-layer hard mask scheme where overall hardness of hard mask was reinforced by the compositional change of previous single mask layer and an addition of a second mask layer. Chemical environment was also modified for the best slope. Fig. 6 Fig. 9 shows the cell charge distribution of a 64k bit cell array and 
3-D stack cell technologies for 6~8F 2 cell beyond 100 nm technology node
Conformal and uniform deposition of electrode and ferroelectric material along the trench hole are the pre-requisite requirements for the success of 3-D ferroelectric capacitor for future FRAM. Fig. 11 shows TEM image of our earlier 3-D capacitor stack deposited on a trench hole patterned with 0.35 µm in diameter and 0.4 µm in depth. 20 nm thick Ir was deposited as a bottom electrode and 70 nm thick MOCVD PZT film was applied for a 3-D ferroelectric film. Fig. 12 shows the results of XPS composition analysis on a 3-D PZT film along the trench hole. As indicated in Fig. 11 and 12, the conformality of Ir bottom electrode was greatly improved by the application of new deposition method, atomic layer deposition. Compositional uniformity of MOCVD PZT along a trench hole was achieved by the introduction of a novel PZT chemical source. However, closer look at the TEM image revealed that granular PZT structure where abnormal pyrochlore phase PZT growth was made was found in the side wall portion of the 3-D PZT film. Thus preventing granular PZT defects in 3-D PZT is one among the key technical challenges for the perfect 3-D capacitor essential for 6~8F 2 cell FRAM beyond 100 nm technology node. We recently developed new MOCVD PZT deposition technology from which an excellent columnar PZT structure was grown on the most part of a trench hole and is shown in Fig. 13 . As a result, for the first time in the world, robust ferroelectric hysteresis was obtained on 3-D PZT capacitor and is shown in Fig. 14 
